

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/700,902	11/04/2003	Michael Zhuoying Su	1001-0263	7761		
22120	7590 04/05/2006		EXAM	EXAMINER		
	O'BRIEN GRAHAM LL	DIMYAN,	DIMYAN, MAGID Y			
7600B N. CA SUITE 350	APITAL OF TEXAS HWY.	•	ART UNIT	PAPER NUMBER		
AUSTIN, TX 78731		• 1	2825	2825		
			DATE MAILED: 04/05/200	6		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Annlinet	ion No	Annlicont(a)	 -		
			ion No.	Applicant(s)	SU, MICHAEL ZHUOYING		
Office Action Summary		10/700,9			HUUYING	$\overline{}$	
	,	Examine		Art Unit			
	The MAILING DATE of this communicati	Magid Y.	-	the correspondence	ddross		
Period 1	or Reply	ion appears on a	e cover sheet with	ale correspondence i	100/633		
WHI - Ext afte - If N - Fai An	HORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MAIL ensions of time may be available under the provisions of 37 or SIX (6) MONTHS from the mailing date of this communica O period for reply is specified above, the maximum statutor ure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	ING DATE OF T CFR 1.136(a). In no e ation. y period will apply and v by statute, cause the ap	HIS COMMUNICA vent, however, may a repl will expire SIX (6) MONTH plication to become ABAN	ATION. ly be timely filed IS from the mailing date of this NDONED (35 U.S.C. § 133).			
Status							
1)⊠ 2a)⊑ 3)⊑	This action is FINAL . 2b)	☑ This action is allowance excep	non-final. t for formal matter	•	ne merits is	;	
Disposi	tion of Claims						
5)□ 6)⊠ /5 7)∰ 8)□ Applica 9)□ 10)⊠	Claim(s) 1-46 is/are pending in the applicant may not request that any objected to by the Explicant may not request that any objected to by the Explicant may not request that any objected to by the Other Papers Claim(s) 1-19 is/are rejected. Claim(s) 1-19 is/are rejected. Claim(s) 20-20-20-20-20-20-20-20-20-20-20-20-20-2	o. and/or election caminer. 03 is/are: a) \(\sigma \) a to the drawing(s) correction is requi	requirement. accepted or b) compared be held in abeyance red if the drawing(s)	e. See 37 CFR 1.85(a). is objected to. See 37 (CFR 1.121(d	1).	
Priority	under 35 U.S.C. § 119						
12) <u> </u>	Acknowledgment is made of a claim for formula All b) Some * c) None of: 1. Certified copies of the priority documents of the priority documents of the priority documents of the certified copies of the application from the International See the attached detailed Office action for	uments have bed uments have bed ne priority docum Bureau (PCT Ru	en received. en received in App ents have been re lle 17.2(a)).	olication No eceived in this Nationa	al Stage		
2) Noti 3) Info	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-9 mation Disclosure Statement(s) (PTO-1449 or PTO- er No(s)/Mail Date 02/17/2004.			Mail Date rmal Patent Application (P	ГО-152)		

Application/Control Number: 10/700,902

Art Unit: 2825

DETAILED ACTION

Page 2

Election/Restrictions

1. Applicant's election of Group I (pending claims 1 – 19) in the reply filed on 13

March 2006 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

Claim Objections

- 2. Claims $\frac{7}{4}$ 9 and 13 15 are objected to because of the following informalities:
 - In claim 3, it is unclear what is meant by "at least one of the first and second metal layers is a nonadjacent metal layer". The metal layer is nonadjacent to what?
 - In claims 4 6 it is not clear what is meant by minimum (claim 4), maximum
 (claim 5) and nominal (claim 6) dimension. Is that claimed dimension related
 to processing variations or design rule/other constraints? More descriptive
 details are needed.
 - In claims 7 9 it is not clear what is meant by minimum (claim 7), maximum (claim 8) and nominal (claim 9) density. Is that claimed density related to processing variations or design rule/other constraints? More descriptive details are needed.
 - In claims 13 15, line 1, delete "claim 1" and insert –claim 2--.
- 3. Appropriate correction is required.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 1 15 and 18 19 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 6,463,570 B1 to Dunn et al. (hereinafter, "Dunn").
- 6. Referring to claims 1 and 18, Dunn discloses an IC comprising: (a) a speed sensing circuit (i.e., a ring oscillator see Fig. 2A, Fig. 3A, block 302; col. 1, II. 42 59); and (b) a first capacitive load for characterizing at least one layer of an interconnect structure of the IC circuit (see col. 4, II. 1 33), selectively coupled to the ring oscillator (see col. 5, II. 40 46), the first capacitive load formed by at least a portion of the first metal trace in the first metal layer, and a portion of the second metal trace in the second metal layer, the first and second layers separated by an insulating layer (as in claim 1), or the first and second metal layers are nonadjacent metal layers (as in claim 18). See Fig. 2B; col. 5, II. 35 49 which disclose top to bottom (i.e., different levels separated by insulating layers) metallization capacitance alternatively connected to the ring oscillator, as claimed. Thus, Dunn teaches, or at the very least suggests, all the claimed limitations.

Application/Control Number: 10/700,902 Page 4

Art Unit: 2825

7. Regarding claims 2 and 19, see (6) above, which also teaches having coupled capacitances generated by multiple metal levels (i.e. can be more than two metallization levels separated by insulating layers), as claimed.

- 8. As per claim 3, see (6) above, and in particular col. 5, II. 40 49, which cites the nonadjacent metal layer element claimed.
- 9. Pursuant to claims 4 9, see col. 3, line 59 col. 4, line 66, which cite the process variations that suggest the minimum (claim 4), maximum (claim 5) and nominal (claim 6) metal trace dimensions, having minimum (claim 7), maximum (claim 8) and nominal (claim 9) densities.
- 10. As for claim 10, see col. 4, Il. 34 56, which shows the oxide layer (low dielectric constant) insulator, as claimed.
- 11. As to claim 11, see (6) above which teaches the ring oscillator.
- 12. Referring to claims 12 15, see Fig. 2B; col. 4, line 34 col. 5, line 49, which disclose the elements pertaining to the resistor and capacitors used with the speed sensing circuit, as claimed.

Claim Rejections - 35 USC § 103

13. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2825

- 14. Claims 16 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dunn in view of Raza (U.S. Patent No. 5,943,488).
- 15. Dunn teaches an IC circuit that includes a speed sensing circuit with capacitive loads for selectively characterizing metal layers.

However Dunn does not teach using a selective connector that includes a fuse or an anti-fuse, as claimed.

Raza on the other hand, teaches a method and apparatus to generate mask programmable device that include links that can be configured as fuses or antifuses (see Raza – col. 6, II. 46 – 60; col. 9, line 57 – col. 10, line 30).

Since using fuses and antifuses will facilitate the characterization of metal layers using speed sensing circuits because of the ease of selecting the capacitances of the various metallization layers, it would therefore be obvious to a person of ordinary skill in the art at the time of the invention to combine the teachings of Dunn and Raza to obtain the same claimed invention.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Magid Y. Dimyan whose telephone number is (571) 272-1889. The examiner can normally be reached on Monday - Friday 8:00 AM - 5:00 PM.

Art Unit: 2825

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on (571) 272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Magid Y Dimyan Examiner Art Unit 2825

myd 22 March 2006

H 70

VUTHE SIEK
PRIMARY EXAMINER